Lead Analog Design Engineer
发布日期:2025-10-15 浏览次数:1010
我要应聘
1. 13 – 22 years of experience in designing custom Analog circuits for SerDes based Architectures.
2. Strong Analog design background with experience in design and developing of high speed Analog & Mixed signal blocks including transmitters,receivers,clocking,Equalizer,serializer/deserializer for PHY IP's like UCIe, PCIe, in advanced process technologies(FINFET and GAA)
3. Experience in Analog circuit design for high speed serial interface application like Die-to-Die, UA Link or experience in high speed architectures (56/112/224 GbpS) is preferred.
(1 )Experience in PAM4 based architectures for Ethernet SerDes is plus.
(2)Experience in SerDes in design with silicon bring-up is plus but not a must.
(3)Experience in mentoring junior team members.
(4)Design experience of Full Chip is good to have.
(5)Experience in Silicon testing/Debug is a plus.
(6)Should be able to work in a dynamic environment with multiple products & product lines.
- 上一篇:Development Pu
- 下一篇:AI交互产品专家
- 年薪面议技术/资深专家(IC引线框架预研方向)
- 年薪1000万日元-1200万日元业务规划经理
- 年薪900万日元至1100万日元引线框架研发经理
- Competitive salary + bonus potentialDirector Project Management
- Competitive salary + bonus potentialExpert - Substrate & Packaging Industrialization
- Competitive salary + bonus potentialCompensate & Benefits Manager
- Competitive salary + bonus potentialPrincipal Engineer R&D - Build-up Process
- 年薪面议研发项目负责人/研发经理